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ABSTRACT 
This paper deals with the design & analysis of Carry Select Adder (CSLA) & Carry lookahead adder (CLA). 
Adders are designed using 0.18µm  CMOS process technology  &  simulated  with Modelsim6.3f.  The adder 
designs,  Regular  CSLA,  modified  CSLA  using  BEC,  modified  CSLA  without  using  multiplexer,  modified 
CSLA using D-Latch & Carry lookahead adders in 4-bit, 16-bit, 32-bit, are compared with the simulated results 
on the basis area.  
Keywords: Area, BEC, CSLA, D-Latch & power consumption. 
 
I.  INTRODUCTION 
Carry  Select  Adder  (CSLA)  is  one  of  the 
fastest adders used in much computational system to 
perform fast arithmetic functions [1]. On comparing 
CSLA  with  Ripple  carry  adder  (RCA)  &  Carry 
lookahead  adder  (CLA),  CSLA  compromises 
between these two. If there is N-bit RCA, the delay is 
linearly proportional to N. Thus for large values of N 
the RCA gives highest delay of all adders. The Carry 
Look-Ahead  Adder  (CLA)  gives  fast  results  but 
consumes large area. If there is N-bit adder, CLA is 
fast  for  N≤4,  but  for  large  values  of  N  its  delay 
increases  more  than  other  adders.  So  for  higher 
number of bits, CLA gives higher delay than other 
adders due to presence of large number of fan-in and 
a  large  number  of  logic  gates.  The  Carry  Select 
Adder  (CSLA)  provides    a  compromise  between 
small  area  but  longer  delay  RCA  and  a  large  area 
with shorter delay CLA [2] 
In this research, 4-bit, 16-bit, 32-bit Regular 
CSLA, modified CSLA using BEC, modified CSLA 
without using mux,  modified CSLA using D-Latch 
&  Carry  lookahead  adder  have  been  simulated. 
Comparison of various adders is done on the basis of 
area with help of simulated results. 
This paper is summarized as follows:  
Section  II  gives  brief  introduction  of 
structure  of  Regular  CSLA  &  modified  CSLA. 
Section III gives the performance analysis of various 
adders  &  comparison  of  simulated  results.  Finally, 
the work is concluded in Section IV.  
 
II.  ADDER STRUCTURE 
                       Regular Carry select adder is designed 
by  using  RCA  &  multiplexer.  It  is  cascading  of 
RCAs (RCA is cascading of full adders). One RCA 
with  carry  input  ?𝑖𝑛 = 0 ,  and  other  RCA  with 
?𝑖𝑛 = 1. Design of 16-bit Regular CSLA is done by  
 
using  this  technique  [1].  It  has  five  groups  of 
different bit size RCA. The replicated input is given 
to both the RCAs to generate partial sum and carry, 
then  the  final  sum  and  carry  are  selected  by  the 
multiplexers.  Area  count  (gate  count)  is  done  by 
AND, OR, INVERTER (AOI) implementation [1].  
Gate count = FA + HA + Mux   
(Number of AND, OR, INVERTERs present in FA 
(full adder), HA (half adder) & multiplexer). Due to 
multiple pair of RCAs, the Regular CSLA consumes 
larger area. 
In  the  modified  CSLA,  the  RCA  with 
?𝑖𝑛 = 1 ,  is  replaced  by  Binary  to  excess  one 
converter (BEC). To replace n-bit full adder, n+1 bit 
BEC is required. The  main  advantage of this BEC 
logic  comes  from  the  lesser  number  of  logic  gates 
than  the  n-bit  Full  Adder  (FA)  structure  [1].  The 
partial sum & carry are generated by RCA & BEC, 
then the final sum & carry is selected by multiplexer. 
If we have 4-bit inputs (?0, ?1,?2,?3) & the outputs 
are (𝑋0, 𝑋1,𝑋2,𝑋3)  then the Boolean expressions of 
the 4-bit BEC is listed as: 
                            𝑋0 = ~?0 
                            𝑋1 = ?0^?1 
                            𝑋2 = ?2^(?0&?1) 
        𝑋3 = ?3^(?0 & ?1 & ?2) 
(Functional symbols  are ~NOT,& AND, ^XOR [1]). 
Using this technique 16-bit modified CSLA 
using BEC is designed. It has five groups of different 
bit sizes. Area count is done by AOI implementation. 
Gate count = FA + HA + Mux + BEC    
This  modified  CSLA  obtains  reduced  area 
with slight increase in delay [1].                 
In the next modification of Regular CSLA, 
the RCA with ?𝑖𝑛 = 1 & multiplexer, is replaced by 
combinational circuit, which consist of AND & XOR 
gate. Design of 16-bit modified CSLA without using 
mux is done [2]. It has five groups of different bit 
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sizes. Initialy RCA structure calculates sum & carry 
for ?𝑖𝑛 = 0, the output of full adder is given to the 
combinational  circuit,  one  of  the  input  of 
combinational circuit is previous stage carry.  Then 
the  final sum & carry is selected by combinational 
circuit to generate proper  output [2]. 
But  the  disadvantage  of    this  modified 
CSLA  without  using  mux    is  that  the  delay  is 
increased  then  Regular  CSLA  &  modified  CSLA 
using BEC [2] .  
In the final modification of  Regular CSLA, 
the RCA with  ?𝑖𝑛 = 1, is replaced by D-Latch. For n 
bit RCA structure it required n D-latches with enable 
pin as a clk. Design of 16-bit modified CSLA using 
D-Latch is done [3]. Latches are used to store one bit 
information.  In  one  clock  cycle  each  of  the  two 
addition  is  performed.  Addition  operation  for  carry 
input ?𝑖𝑛 = 1 is performed when clock pulse is high, 
and  when  the  clock  pulse  is  low,  assuming  carry 
input ?𝑖𝑛 = 0.  D-Latches  are  enabled  and  store  the 
sum and carry for carry is equal to one. According to 
the value of ?𝑖𝑛 whether it is 0 or 1, the multiplexer 
selected the actual sum and carry [3]. The modified 
CSLA using D-Latch has lowest delay as compared 
to regular & modified CSLAs. 
Carry lookahead adder (CLA) is also one of 
the  fastest  adder  used  in  many  data-processing 
processor. It takes lowest carry propogation delay, to 
generate  final  sum  &  carry  output,  but  the 
disadvantage of CLA is this that  it consumes larger 
area as compared to other adders.    
 
III.  PERFORMANCE ANALYSIS 
Here  we  have  simulated  various  4-bit,  16-
bit, 32-bit Regular CSLA, modified CSLAs & CLA. 
The Xilinx 9.1i software is used for synthesising the 
adders,  &  Modelsim6.3f  is  used  to  compile  & 
simulate to verify the VHDL code. Table1, Table2, 
Table3 gives the component comparison of various 4-
bit, 16-bit, 32-bit adders.  
 
COMPARISON OF REGULAR AND MODIFIED CSLA: 
Table 1: Component comparison of various 4-bit adders 
 
Cla4: 4-bit Carry lookahead adder, Reg_4bit_rca: Regular 4-bit Carry select adder, Mod_4bec: Modified 4-bit 
Carry select adder using BEC, Csawm_4b: Modified 4-bit Carry select adder  without using mux, Csas_4b: 
Modified Carry select adder using D-Latch (it is also called Carry select adder with sharing). 
 
Table 2: Component comparison of  various  16-bit adders 
 
Cla16: 16-bit Carry lookahead adder, Reg_16bit_rca: Regular 16-bit Carry select adder, Mod_16bec: 
Modified 16-bit Carry select adder using BEC, Csawm_16b: Modified 16-bit Carry select adder  without using 
mux, Csas_16b: Modified 16-bit Carry select adder using D-Latch (it is also called Carry select adder with 
sharing). 
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Table 3: Component comparison of  various  32-bit adders 
 
Cla32:  32-bit  Carry  lookahead  adder,  Reg_32bit_rca:  Regular  32-bit  Carry  select  adder,  Mod_32bec: 
Modified 32-bit Carry select adder using BEC, Csawm_32b: Modified 32-bit Carry select adder without using 
mux, Csas_32b: Modified 32-bit Carry select adder using D-Latch (it is also called Carry select adder with 
sharing). 
 
Area is estimated by considering percentage 
use  of  macrocells.  Percentage  area  reduction  of 
various adders  is plotted in Fig.1. 
 
Fig.1 Percentage area reduction of various 4-bit,   16-
bit, 32-bit adders. 
 
From the Fig.1, & Table 1, Table 2, Table 3 
it can be concluded that Regular CSLA & Modified 
Carry select adder using D-Latch, achieve lower area 
than Carry lookahead adder. Modified CSLA using 
BEC  &  modified  CSLA  without  using  multiplexer 
obtain almost equal area. 
 
IV.  CONCLUSION 
In this paper, simulation results of various 
Regular Carry Select Adders, modified CSLA using 
BEC, modified CSLA without using mux, modified 
CSLA using D-Latch & Carry Look Ahead Adder, in 
4-bit,  16-bit,  32-bits  is  estimated.  The  Xilinx  9.1i 
software  is  used  for  synthesising  the  project,  & 
Modelsim6.3f is used to compile & simulate to verify 
the  VHDL  code.  Device  family,  Spartan  3A,  into 
which  the  adder  design  is  implemented,  is  used. 
XC3S50A device is used to implement the design.  
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